

# AOC-40G-xM

## Active Optical Cable

40G QSFP+ Active Optical Cable, AOC MMF 850nm 1-100m



### Features

- Four-channel full-duplex active optical cable
- Transmission data rate up to 11.3Gbps per channel
- High Reliability 850nm VCSEL technology
- Available in standard lengths of 3, 5, 10, 15, 20, 30, 50,100m
- Hot Pluggable QSFP form factor
- 3.3V power supply voltage
- Low power consumption <1.5W
- Operating case temperature 0° C to +70° C

### Application

- Infiniband QDR/DDR/SDR
- 40G Ethernet
- Datacenter
- 4G/8G/10G Fiber Channel

### Standard

- Compliant to IEEE 802.3ba
- Compliant with QSFP+ MSA
- Compliant to SFF-8436

## Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit
Storage Ambient Temperature	T <sub>STG</sub>	-40	85	°C
Operating Case Temperature	T <sub>c</sub>	0	70	°C
Operating Humidity	H <sub>o</sub>	5	85	%
Power Supply Voltage	V <sub>cc</sub>	-0.3	+3.6	V
Input Voltage	V <sub>in</sub>	-0.3	V <sub>cc</sub> +0.3	V

## Recommended Operating Conditions

Parameter	Symbol	Min	Typical	Max	Unit
Power Supply Voltage	V <sub>cc</sub>	3.135	3.3	3.465	V
Data Rate		1	10.3	11.3	Gbps
Data Speed Tolerance	ΔDR	-100		+100	ppm
Link Distance with OM3 fiber	D	0		100	m
Power Consumption		-		1.5	W

## Electrical Characteristics

Parameter	Symbol	Min	Typical	Max	Unit	Notes
Differential input impedance	Z <sub>in</sub>	90	100	110	ohm	
Differential Output impedance	Z <sub>out</sub>	90	100	110	ohm	
Differential input voltage amplitude	ΔV <sub>in</sub>	300		1100	mVp-p	
Differential output voltage amplitude	ΔV <sub>out</sub>	400		800	mVp-p	
Bit Error Rate	BR			E-12		
Input Logic Level High	V <sub>IH</sub>	2.0		V <sub>CC</sub>	V	
Input Logic Level Low	V <sub>IL</sub>	0		0.8	V	
Output Logic Level High	V <sub>OH</sub>	V <sub>CC</sub> -0.5		V <sub>CC</sub>	V	
Output Logic Level Low	V <sub>OL</sub>	0		0.4	V	


## Pin Descriptions

Pin	Symbol	Name/Description	Logic	Note
1	GND	Ground		1
2	Tx2n	Transmitter Inverted Data Input	CML-I	
3	Tx2p	Transmitter Non-Inverted Data output	CML-I	
4	GND	Ground		1
5	Tx4n	Transmitter Inverted Data Input	CML-I	
6	Tx4p	Transmitter Non-Inverted Data output	CML-I	
7	GND	Ground		1
8	ModSelL	Module Select	LVTLL-I	
9	ResetL	Module Reset	LVTLL-I	
10	VccRx	+ 3.3V Power Supply Receiver		2
11	SCL	2-Wire Serial Interface Clock	LVC MOS-I /O	
12	SDA	2-Wire Serial Interface Data	LVC MOS-I /O	
13	GND	Ground		
14	Rx3p	Receiver Non-Inverted Data Output	CML-O	
15	Rx3n	Receiver Inverted Data Output	CML-O	
16	GND	Ground		1
17	Rx1p	Receiver Non-Inverted Data Output	CML-O	
18	Rx1n	Receiver Inverted Data Output	CML-O	
19	GND	Ground		1
20	GND	Ground		1
21	Rx2n	Receiver Inverted Data Output	CML-O	
22	Rx2p	Receiver Non-Inverted Data Output	CML-O	
23	GND	Ground		1
24	Rx4n	Receiver Inverted Data Output	CML-O	1
25	Rx4p	Receiver Non-Inverted Data Output	CML-O	
26	GND	Ground		1
27	ModPrsL	Module Present	LVTTL-O	
28	IntL	Interrupt	LVTTL-O	
29	VccTx	+3.3 V Power Supply transmitter		2
30	Vcc1	+3.3 V Power Supply		2
31	LPMMode	Low Power Mode	LVTTL-I	
32	GND	Ground		1

33	Tx3p	Transmitter Non-Inverted Data Input	CML-I	
34	Tx3n	Transmitter Inverted Data Output	CML-I	
35	GND	Ground		1
36	Tx1p	Transmitter Non-Inverted Data Input	CML-I	
37	Tx1n	Transmitter Inverted Data Output	CML-I	
38	GND	Ground		1

**Notes:**

1. Module circuit ground is isolated from module chassis ground within the module. GND is the symbol for signal and supply (power) common for QSFP modules.
2. The connector pins are each rated for a maximum current of 500mA.



**ModSelL Pin**

The ModSelL is an input pin. When held low by the host, the module responds to 2-wire serial communication commands. The ModSelL allows the use of multiple QSFP modules on a single 2-wire interface bus. When the ModSelL is “High”, the module will not respond to any 2-wire interface communication from the host. ModSelL has an internal pull-up in the module.

**ResetL Pin**

Reset. LPMoDe\_Reset has an internal pull-up in the module. A low level on the ResetL pin for longer than the minimum pulse length ( $t_{Reset\_init}$ ) initiates a complete module reset, returning all user module settings to their default state. Module Reset Assert Time ( $t_{init}$ ) starts on the rising edge after the low level on the ResetL pin is released. During the execution of a reset ( $t_{init}$ ) the host shall disregard all status bits until the module indicates a completion of the reset interrupt. The module indicates this by posting an IntL signal with the Data\_Not\_Ready bit negated. Note that on power up

(including hot insertion) the module will post this completion of reset interrupt without requiring a reset.

#### **LPMODE Pin**

QSFP+ SR4 operate in the low power mode (less than 1.5 W power consumption) This pin active high will decrease power consumption to less than 1W.


#### **ModPrsL Pin**

ModPrsL is pulled up to Vcc on the host board and grounded in the module. The ModPrsL is asserted “Low” when the module is inserted and deasserted “High” when the module is physically absent from the host connector.

#### **IntL Pin**


IntL is an output pin. When “Low”, it indicates a possible module operational fault or a status critical to the host system. The host identifies the source of the interrupt by using the 2-wire serial interface. The IntL pin is an open collector output and must be pulled up to Vcc on the host board.

## **Power Supply Filtering**



## Mechanical Dimensions

Dimensions are in millimeters. All dimensions are  $\pm 0.2\text{mm}$  unless otherwise specified. (unit: mm)



This transceiver is specified as ESD threshold 1kV for Signal pads and 2kV for all others electrical input pads, tested per MIL-STD-883, Method 3015.4 /JESD22-A114-A (HBM). However, normal ESD precautions are still required during the handling of this module. This transceiver is shipped in ESD protective packaging. It should be removed from the packaging and handled only in an ESD protected environment.

## Ordering information

Model No.	Product Description
AOC-40G-xM	40G QSFP+ to QSFP+ Active Optical Cable 1-100m
x: 001~100 meters	



For further information, please visit our website <https://www.aoatech.com>

All rights are reserved by AOA Technology Co.,Ltd. AOA reserves the right to change, modify, transfer, or otherwise revise this publication without notice, and the most current version of the publication shall be applicable.